EJ-SCT DBG Xtensa - Specifications | Sohwa & Sophia Technologies

logo

  • HOME_EN

  • Site Map

  • Japanese Site

  • Solution

  • Products

  • Support

  • Contact us

  • About us

  • HOME
  • HOME_EN
  • Products
  • EJ-SCT
  • EJ-SCT DBG Xtensa
  • Specifications

EJ-SCT Debugger Xtensa Series [Discontinued Products]

ejsct

RoHS

EJ-SCT is an eco tool for new age. It not only can debug many CPUs from different makers on one common platform, but also can use JTAG emulator/ Stand-alone writer on the same platform. EJ-SCT Debugger for Xtensa Series has two types for single core edition and multi-core edition.
[Discontinued Products]

sales_contact

technical support

WATCHPOINT(Software)

WATCHPOINT

EJ-SCT Xtensa_Xtensa-MC


  • features

  • Specifications

  • Configuration

  • connections

  • Ordering Information

Specifications

Target CPU T1020, T1030, T1040, T1050, Xtensa LX, Xtensa6, Xtensa7, Xtensa LX2, LX3, LX4

Diamond Standard Processors (Supports the ASIC with the on-chip debugging interface)
106Micro, 108Mini, 212GP, 232L, 570T, 545CK, 330HiFi, 388VDO

Note:
 The EJ-SCT Debugger for Xtensa LX supports Xtensa6 and Diamond Standard Processors, but does not support the MMU capability of these CPUs.
Target Vcc Vcc= +1.8 V to 3.6 V
Memory & I/O Entire space is available to the User.
Interrupts Both internal and external interrupts are available to the User.
Breakpoints and
Break Options
Execution address break options:
 ・Hardware breakpoints: Instruction:2 points, Data: 2 points*
    Execution instruction address and memory access can be specified.
    * The number of hardware breakpoints (BP) will be specified when configuring the CPU.
    * Upon configuring the CPU, 2 instruction execution addresses and 2 data access addresses
       must be specified.
 ・Unlimited software breakpoints

Other break options:
 ・Forced break from the debugger

Flash Memory ・Download to target external Flash memory
・Possible to write to not-supported flash memory when users make a custom program
・Stand-alone writer capability
   Without a command from the computer, users can download to flash memory by recording flash memory
   writing script into the attached MicroSD.
  (Two different operation scripts can be recorded)
Trace feature Regarding the trace feature, WATCHPOINT debugger can support the XtensaLX feature that installs the trace feature.
Please contact us about more details about the trace feature.

Supported Tool Chains

WATCHPOINT supports the following compilers and OS.
Please contact Sohwa & Sophia Technologies for the latest tool chain information.

Compilers

Tensilica C Compiler provided by Tensilica when configuring CPU

Supported OS

Support OS

TOPPERS

-
-
-

System requirements for WATCHPOINT® Debugger

HOST OS Windows 7      (32/64bit)
Windows Vista (32/64bit)
Memory Minimum memory requirements are amount of memory recommended for each operating system by the operating systems vendor.
Hard disk drive 50MB for installation
* Product and company names are trademarks or registered trademarks of their respective owners.
* Product specifications are subject to change without notice.

Page Top

  • HOME
    • Products
      • Incircuit Emulator
      • Flash Writer
      • Personal Analyzer
      • Evaluation board
      • EDA Application Software
    • Support
      • Download
      • Technical Support
      • FAQ about SSS
      • EDA Software Download
    • Information
      • News Release
      • Event/Seminar
    • Contact us
      • Sales Inquiry
      • Technical inquiry
    • About us
      • Corporate profile
      • Greeting
      • Corporate Philosophy
      • Copyright & trade mark
      • About this site
      • Site Map

Copyright © 2017 Sohwa & Sophia Technologies All Rights Reserved.