JTAG Emulator - EJ-SCT DBG Xtensa | Sohwa & Sophia Technologies

logo

  • HOME_EN

  • Site Map

  • Japanese Site

  • Solution

  • Products

  • Support

  • Contact us

  • About us

  • HOME
  • HOME_EN
  • Products
  • EJ-SCT
  • EJ-SCT DBG Xtensa
  • Features

EJ-SCT Debugger Xtensa Series [Discontinued Products]

ejsct

RoHS

EJ-SCT is an eco tool for new age. It not only can debug many CPUs from different makers on one common platform, but also can use JTAG emulator/ Stand-alone writer on the same platform. EJ-SCT Debugger for Xtensa Series has two types for single core edition and multi-core edition.
[Discontinued Products]

sales_contact

technical support

WATCHPOINT(Software)

WATCHPOINT

EJ-SCT Xtensa_Xtensa-MC


  • features

  • Specifications

  • Configuration

  • connections

  • Ordering Information

Features

  • Supports Tensilica licensed Xtensa LX
  • Debugs multiple Tensilica Xtensa core CPUs at one time.*1
  • Supports ICE interface specified by Tensilica
  • Supports Tensilica’s Diamond Standard Processors *2
  • Supports TIE, FLIX instruction
  • View and modify internal peripheral registers
  • 4 hardware breakpoints
    (Instruction address: 2 poitns,Data address: 2 points)
  • Unlimited software breakpoints
  • Supports the semi-hosting capability
  • Supports C/C++ (OS: Windows Vista/7 )
  • USB2.0 host interfaces for high-speed communication withhost computer
  • One common hardware unit supports other CPU series by purchasing software license additionally
  • Download capability to flash memory
  • Writes to on-board and CPU internal flash memory
  • Useable as a stand-alone writer. (operate by AC adaptor)
  • One-touch automatic script execution via the PLAY button on the unit
  • The external terminal setup for executing a script by signal input and detecting the end state of a script externally
  • Perfect for use in auto-verification of the target on mass production or for updating new versions
*1 Please specify WATCHPOINT (WP DBG for EJS Xtensa MC) for debugging Multi Processor Core.
    Max 10 CPUs can be debugged at the same time.
    But the CPU internal configuration or PC environment may have an effect on the number of CPUs being debugged.

*2 The EJ-SCT Debugger for Xtensa LX supports Xtensa6 and Diamond Standard Processors,
      but does not support the MMU capability of these CPUs.

* Product and company names are trademarks or registered trademarks of their respective owners.
* Product specifications are subject to change without notice.

Page Top

  • HOME
    • Products
      • Incircuit Emulator
      • Flash Writer
      • Personal Analyzer
      • Evaluation board
      • EDA Application Software
    • Support
      • Download
      • Technical Support
      • FAQ about SSS
      • EDA Software Download
    • Information
      • News Release
      • Event/Seminar
    • Contact us
      • Sales Inquiry
      • Technical inquiry
    • About us
      • Corporate profile
      • Greeting
      • Corporate Philosophy
      • Copyright & trade mark
      • About this site
      • Site Map

Copyright © 2017 Sohwa & Sophia Technologies All Rights Reserved.