EJ-SCT DBG FR-V - Specifications | Sohwa & Sophia Technologies

ejsct

RoHS

EJ-SCT is an eco tool for new age. It not only can debug many CPUs from different makers on one common platform, but also can use JTAG emulator/ Stand-alone writer on the same platform.WATCHPOINT debugger FR-V Series supports FR400/550 series.
[Discontinued Products]

WATCHPOINT(Software)

EJ-SCT FR-V

Specifications

Target CPU	・FR400series 　　FR401A（MB93401A)、FR403（MB93403)、FR405（MB93405)、 FR423（MB93423)、　　FR461（MB93461) ・FR550series 　　FR555（MB93555)、FR577（MB93577)
Target Vcc	VCC 3.3V
Memory & I/O	Entire space is available to the User.
Interrupts	Both internal and external interrupts are available to the User.
Breakpoints and Break Options	Execution address break options: ・6 hardware breakpoints(4 points for instruction break, 2 points for data break) ・Unlimited software breakpoints(Not available for ROM area) Other break options: ・Forced break from Debug Monitor
Branch Trace	Records Branch instruction history Specify Free run and trigger all
Flash Memory	・Download to target external Flash memory ・Possible to write to not-supported flash memory when users make a custom program ・Stand-alone writer capability Without a command from the computer, users can download to flash memory by recording flash memory writing script into the attached MicroSD. (Two different operation scripts can be recorded)
Cache Profile	Measures cache hit rate

Supported Tool Chains

WATCHPOINT supports the following compilers and OS.
Please contact Sohwa & Sophia Technologies for the latest tool chain information.

Compilers

Fujitsu	SOFTUNE V5, V6
GNU	GCC

Supported OS

Support OS
REALOS	Linux(axＬinux)	Linux(uClinux)	-

System requirements for WATCHPOINT® Debugger